

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a multilayer three-terminal capacitor array having a small size and a small stroke.

SOLUTION: A multilayer three-terminal capacitor array includes a multilayer body 12. The multilayer body 12 is formed by stacking a plurality of dielectric layers 14, 18, 22, 26, 30, 34, 38, and 42. Signal electrodes 16, 24, 32, and 40 are formed on the dielectric layers 14, 22, 30, and 38, respectively, with one signal electrode on each dielectric layer. Ground electrodes 20, 28, and 36 are formed on the dielectric layers 18, 26, and 34, respectively, arranged between the signal electrodes 16, 24, 32, and 40. On the outer side of the multilayer body, an outer electrode connected to both ends of each of the signal electrodes 16, 24, 32, and 40, and an outer electrode connected to the ground electrodes 20, 28, and 36 are formed. The number of ground electrodes between the signal electrodes can be two or more.

(11) Publication number:

08-172025

(43) Date of publication of application: 02.07.1996

H01G 2/06 (51)Int.CI. H01G 4/12 H01G 4/30 H01G 4/38

(71)Applicant: MITSUBISHI MATERIALS CORP (21)Application number: 06-313429

UCHIDA AKIRA (22)Date of filing: 16.12.1994 (72)Inventor:

KOJIMA YASUSHI

(54) CHIP CAPACITOR